

## Syllabus

Add	Bulk Add	Edit	Redirect	Print View
-----	----------	------	----------	------------

[Expand All](#) [Collapse All](#)

CS 2204 Syllabus, Sp 2020



### New York University

Electrical and Computer Engineering

Course Outline CS 2204 [Digital Logic and State Machine Design], Spring 2020

**Instructor: Azeez Bhavnagarwala**

*Instructor: [ajb20@nyu.edu](mailto:ajb20@nyu.edu), Tel: 646-997-3320 Room 817, ECE*

***Class Lecture: Tuesday, Thursday 2:00 PM – 3:50 PM, Room: RH 475***

***Weekly Lab/Problem Set:***

***Section 1: Monday: 2:30PM – 5:20PM Room: RH 227***

***Section 2: Tuesday: 9:30AM – 12:20PM Room: RH 227***

***Section 3: Wednesday: 2:30PM – 5:20PM Room: RH 227***

***Section 4: Friday: 4:30PM – 7:20PM Room: RH 227***

*Instructor Office hours: **Monday** 9:30AM-11:00 AM, **Wednesday** 11:00AM ó 12:30PM, **Thursday** 4:00PM ó 5:00PM*

*Course Assistant Office Hours: **Tuesdays, Fridays** TBD*

**Course Pre-requisites** ENGR 1000 or CSUH 1001: Introduction to Computer Science/Computer Programming for Engineers. Please see instructor if you have an equivalent background.

**Summary Course Description:** This course covers combinational and sequential digital circuits. Topics: Introduction to digital systems. Number systems and binary arithmetic. Switching algebra and logic design. Error detection and correction. Combinational integrated circuits, including adders. Timing hazards. Sequential circuits, flipflops, state diagrams and synchronous machine synthesis. Programmable Logic Devices, PLA, PAL and FPGA. Finite-state machine design. Memory elements. A grade of C or better is required of undergraduate computer-engineering majors. | Prerequisite for Brooklyn Students: CS-UY 1114 (C- or better) or CS-UY 1133 (C- or better) | Prerequisite for Abu Dhabi Students: CS-UH 1001 (C- or better) or ENGR-UH 1000 (C- or better) | Prerequisite for Shanghai Students: CSCI-SHU 101 (C- or better)

**Course structure:**

Your performance in the course will be assessed with your performance in **weekly HW assignments** (15% of total grade), Weekly Problem Sets/Labs (10% of total grade) **Two Quizzes** (20% of total grade each) and a **final** (35% of total grade).

**Course Textbook:**

**John Wakerly, Digital Design: Principles and Practices (5th Edition)**

**Moses Center Statement of Disability:**

If you are student with a disability who is requesting accommodations, please contact New York University's Moses Center for Students with Disabilities at 212-998-4980 or mosescsd@nyu.edu. You must be registered with CSD to receive accommodations. Information about the Moses Center can be found at [www.nyu.edu/csd](http://www.nyu.edu/csd). The Moses Center is located at 726 Broadway on the 2nd floor.

**Course Schedule:**

<b>Week</b>	<b>CS 2204 Lecture Content</b>	<b>Lab Session</b>
<b>1</b> <b>Jan 27</b>	Number Systems and Codes for Error Detection	<b>Problem Set</b>
<b>2</b> <b>Feb 3</b>	Switching Algebra & Combinational Logic	<b>Problem Set</b>
<b>3</b> <b>Feb 10</b>	Digital Design Practices, Hardware Description Language	<b>FPGA setup - Simple Examples</b>
<b>4</b> <b>Feb 17</b>	Introduction to behavioral Verilog for Digital Circuit Synthesis	<b>Verilog Problem Set using FPGA</b>
<b>5</b> <b>Feb 24</b>	Combinational Logic Elements	<b>Problem Set</b>
<b>6</b> <b>Mar 2</b>	Combinational Building Blocks and Arithmetic components in Verilog  <b>Quiz 1</b>	<b>Problem Set – Quiz Prep,</b>  <b>FPGA Lab - 3</b>
<b>7</b> <b>Mar 9</b>		
<b>8</b> <b>Mar 16</b>	State Machines and Sequential Logic Elements	<b>Problem Set</b>  <b>FPGA Lab - 4</b>
<b>9</b> <b>Mar 23</b>		

<b>10</b> <b>Mar 30</b>	Sequential Circuits in Verilog	<b>FPGA Lab - 5</b>
<b>11</b> <b>Apr 6</b>	Counters & Shift Registers	<b>Problem Set</b>
<b>12</b> <b>Apr 13</b>		<b>FPGA Lab - 6</b>
<b>13</b> <b>Apr 20</b>	State Machines in Verilog <b>Quiz 2</b>	<b>Problem Set – Quiz Prep</b>
<b>14</b> <b>Apr 27</b>		<b>FPGA Lab - 7</b>
<b>15</b> <b>May 4</b>	Sequential Circuit Design Practices	<b>Problem Set,</b>
<b>16</b> <b>May 11</b>	<b>Review Problems for Final</b>	<b>Final Exam: Thu May 14<sup>th</sup></b>

**Policy on Academic Honesty:**

In pursuing these goals, NYU expects and requires its students to adhere to the highest standards of scholarship, research and academic conduct. Essential to the process of teaching and learning is the periodic assessment of students' academic progress through measures such as papers, examinations, presentations, and other projects. Academic dishonesty compromises the validity of these assessments as well as the relationship of trust within the community. Students who engage in such behavior will be subject to review and the possible imposition of penalties in accordance with the standards, practices, and procedures of NYU and its colleges and schools. Violations may result in failure on a particular assignment, failure in a course, suspension or expulsion from the University, or other penalties.

More details about specific actions that constitute a violation of the NYU policy can be found here. <https://www.nyu.edu/about/policies-guidelines-compliance/policies-and-guidelines/academic-integrity-for-students-at-nyu.html>

---

Timezone: America/New\_York

- [Terms of Use](#)
- [Send feedback to the NYU Classes Team](#)
- [Powered by Sakai](#)
- Copyright 2003-2020 The Apereo Foundation. All rights reserved. Portions of Sakai are copyrighted by other parties as described in the Acknowledgments screen.

## Change Profile Picture

Error removing image

Error uploading image

Upload  No file selected.

[Remove](#)

[View More](#)

My Connections	Pending Connections
----------------	---------------------

You don't have any connections yet. Search for people above to get started.  
You have no pending connections.

[←Back to My Connections](#)

`${cmLoader.getString("connection_manager_no_results")}`

Done