

**New York University Tandon School of Engineering**  
Electrical and Computer Engineering  
Course Outline **ECE 6913 Section B** [Computing Systems Architecture], Fall 2020  
**Instructor: Azeez Bhavnagarwala**

Instructor Contact : ajb20@nyu.edu

Instructor Office hours: Wed: 5 PM - 6:30 PM, Friday: 10:30 AM - 12:30 PM or by appointment

Course Assistant Office hours: Monday & Thursday 9 AM - 10:30 AM, Tuesday: 5 PM - 6:30 PM

Instruction: In-person Lectures, also broadcast online using Zoom

**Course Prerequisites**: Basic knowledge of digital logic and Computer Architecture is assumed. If you have not taken an undergraduate level class on Computer Architecture, you will need to supplement course work with additional preparation – *please see course instructor*.

**Detailed Course Description**:

ECE 6913 aims to provide a solid foundation for graduate students to understand modern computer system architecture and to apply these insights and principles to design computer systems given the emerging age of domain specific architectures and an unprecedented growth in markets for ubiquitous, energy-efficient and ultra-low-cost computing.

The course begins with a focus on the Open-source RISC-V ISA given its proliferation over the last 5 years across IoT, mobile and HPC systems and because its compact Base Integer ISA of a mere 47 instructions can support popular software stacks and programming languages. The course continues with RV32FD - Single/Double Precision Floating Point RISC V extensions, RV32C extensions for Compressed instructions and RV32V - Vector extensions of the RISC V ISA

We will look at the basics of pipelining and its implications on the data path, the classic five-stage RISC pipeline in detail, its implementation & control and will examine its performance considering hazards- how these degrade performance and how they are dealt with. Branch prediction is introduced as an advanced technique to reduce direct stalls attributable to branches. Out of order instruction execution is introduced as a technique where an instruction executes as soon as its data operands are available – reducing stalls seen in an in-order execution pipeline.

Because high-end processors have multiple cores, the bandwidth requirements on the memory hierarchy are greater than for single cores with the gap between CPU memory demand and on-chip bandwidth continuing to grow with the number of cores. The course details an example memory hierarchy of the Intel quad Core i7 6700 that delivers a total peak data and instruction reference demand bandwidth of 409.6 GiB/s at a clock rate of 4.2GHz - accomplished by multiporting and pipelining the caches using three levels of caches with two private levels per core and a shared L3 with separate instruction and data arrays at the first level.

Architecture innovations over the past few decades may not be a good match for the emerging market domains supporting image or speech recognition, for example using machine learning methods. The class reviews an example accelerator, a custom CMOS ASIC- the TPU for the data center. Cost-performance comparisons of the TPU with CPUs and GPUs using DNN benchmarks reveal the opportunity of an upcoming renaissance for computer architecture

**Online Course Content Schedule**: Weekly lecture videos, slide sets and HW assignments, reading assignments to be made available on NYU Classes. Homework Assignments are due weekly. Please submit

HW assignments as PDFs of Word documents with your identifying information and not on hand-written sheets of paper. Please prefix your HW assignment submission file name with your netID followed by the HW assignment. For example, I would submit HW 4 as a PDF document with filename: *ajb20\_HW4.pdf*

**Course structure:**

Your performance in the course will be assessed via **weekly assignments** - that include use of online ISA simulation environments (**20% of total grade**), **2 Quizzes (50% of total grade)** and a **final (30% of total grade)**. In addition, there will be (extra credit) pop-quizzes, paper review assignments, etc.. Participation in these activities is highly encouraged.

**Course Textbooks:** [1] Hennessy and Patterson (RISC-V edition) of “Computer Organization & Design, Hardware-Software Interface” [2] Hennessey and Patterson, “Computer Architecture: A Quantitative Approach” [6<sup>th</sup> Edition], Morgan Kaufmann.

**Policy on Academic Honesty:**

In pursuing these goals, NYU expects and requires its students to adhere to the highest standards of scholarship, research and academic conduct. Essential to the process of teaching and learning is the periodic assessment of students' academic progress through measures such as papers, examinations, presentations, and other projects. Academic dishonesty compromises the validity of these assessments as well as the relationship of trust within the community. Students who engage in such behavior will be subject to review and the possible imposition of penalties in accordance with the standards, practices, and procedures of NYU and its colleges and schools. Violations may result in failure on a particular assignment, failure in a course, suspension or expulsion from the University, or other penalties.

More details about specific actions that constitute a violation of the NYU policy can be found here. <https://www.nyu.edu/about/policies-guidelines-compliance/policies-and-guidelines/academic-integrity-for-students-at-nyu.html>

**Course Schedule:**

<b>Week</b>	<b>Date</b>	<b>ECE 6913 Content</b>	<b>Assignments</b>
<b>1</b>	<b>Sept 4</b>	Quantitative Design & Analysis, Physical limits on scaling CMOS – End of Dennard Scaling and Moore’s Law. Evolution of System architecture and cost with Open Source ISA, DSAs and Wafer Scale Engines	HW 1
<b>2</b>	<b>Sept 11</b>	Introduction to the RISC-V, RISC-V Instructions, Instruction formats, memory management	HW 2
<b>3</b>	<b>Sept 18</b>	Floating point Arithmetic for Computers – IEEE 754 representation, RV32FD – FP registers, FP load/stores/arithmetic, FP moves/converts	HW 3
<b>4</b>	<b>Sept 25</b>	RV32C - Compressed Instructions, RV32V -Vector Extensions, Open Source ISA review. Comparisons with older ISAs	HW 4
<b>5</b>	<b>Oct 2</b>	<b>Quiz 1</b>	
<b>6</b>	<b>Oct 9</b>	Pipelining: Basic & Intermediate concepts. Classic 5 stage RISC processor pipeline, Pipeline Hazards, Pipelining implementation.	HW 5
<b>7</b>	<b>Oct 16</b>	Pipelined data paths. Hazards, exceptions, instruction level parallelism. Review of the ARM A8 and Intel Core i7 pipelines	HW 6
<b>8</b>	<b>Oct 23</b>	Introduction to Memory Hierarchy: Memory technologies, Caches, Cache performance, Failure correction	HW 7
<b>9</b>	<b>Oct 30</b>	<b>Quiz 2</b>	
<b>10</b>	<b>Nov 6</b>	Virtual Machines, Virtual Memory, FSM for simple cache controller, Cache coherence	HW 8
<b>11</b>	<b>Nov 13</b>	Review of ARM Cortex A-53 and the Intel quad Core i7 6700 Memory hierarchy	HW 9
<b>12</b>	<b>Nov 20</b>	Introduction to Parallel Processing SISD, MIMD, SIMD, SPMD, and Vector machines, Hardware Multithreading	HW 10
<b>13</b>	<b>Nov 27</b>	<b>Thanksgiving (no class)</b>	
<b>14</b>	<b>Dec 4</b>	Multicore and Other Shared Memory Multiprocessors, GPUs & Warehouse Scale Computers	
<b>15</b>	<b>Dec 11</b>	Review	<b>Final, Friday December 18<sup>th</sup></b>

**Moses Center Statement of Disability:**

If you are student with a disability who is requesting accommodations, please contact New York University’s Moses Center for Students with Disabilities at 212-998-4980 or mosescsd@nyu.edu. You must be registered with CSD to receive accommodations. Information about the Moses Center can be found at [www.nyu.edu/csd](http://www.nyu.edu/csd). The Moses Center is located at 726 Broadway on the 2nd floor.