

**Jeff (Jun) ZHANG*****Curriculum vitae***

| | | |
|---------------------|---|---|
| CONTACT INFORMATION | NYU Center for Cyber Security 370 Jay St, 10th Floor Brooklyn, 11201, NY | Mobile: +1-516-697-9088 E-mail: jeffjunzhang@nyu.edu Google Scholar |
| RESEARCH INTERESTS | Deep Learning, Computer Architecture, EDA, Embedded and Real-Time System | |
| EDUCATION | New York University , New York Ph.D. Candidate, Electrical and Computer Engineering, • Adviser: Prof. Siddharth Garg • Thesis Topic: Energy-Efficient and Reliable Deep Learning Acceleration. | July 2020 |
| | Hunan University , Changsha, China M.Eng., 2013, B.Eng., 2011, • <i>Magna Cum Laude</i> , with Honors in Engineering. | |
| INDUSTRY EXPERIENCE | Microsoft Research , Redmond, WA <i>Research Intern, Hololens AI Hardware Team</i> • Proposed/Optimized Architectures for Energy-Efficient Deep Learning Accelerators. • Mentors: Dr. Shuayb Zarar, Dr. Amol Ambardkar. | August 2018 to November 2018 |
| | Samsung Semiconductor Inc. , San Jose, CA <i>Research Intern, Memory Platform Lab</i> • Applied Reinforcement Learning to Storage (SSD) and I/O Management for Datacenter Performance and Ecosystem. • Mentors: Vijay Balakrishnan, Dr. Zvika Guz. | May 2018 to August 2018 |
| AWARDS AND HONORS | ACM SIGDA/IEEE CEDA DATE PhD Forum • Shortlist for Best Presentation Award, | 2020 |
| | TTTC's E.J. McCluskey Doctoral Thesis Competition • Semifinalists at IEEE VLSI Test Symposium, | 2020 |
| | IEEE VLSI Test Symposium • Best Paper Award Nomination, | 2018 |
| | New York University • Ernst Weber Fellowship, | 2015, 2016 |
| | Ministry of Education of China • National Scholarship for graduate students (top 1%), • National Scholarship (top 2%), | 2012 2008, 2010 |
| | Hunan University • Excellent Graduate Student, • Hunan University Fellowships for Master's Studies (top 10%), • Outstanding Graduates of Hunan Province (top 1%), • Pacemaker to Merit Student (top 0.1%), HIGHEST honor , • The First Class Scholarship (top 5%), • Merit Student, Excellent Student Cadre (top 4%), | 2012 2011 2011 2009 2009 2008, 2010, 2011 |

JOURNAL
PUBLICATIONS

J.9 Zhang, J., Raj, P., Zarar, S., Ambardekar, A., and Garg, S. *CompAct: On-chip Compression of Activations for Low Power Systolic Array Based CNN Acceleration*. ACM Transactions on Embedded Computing Systems (TECS), Special Issue on Papers from ESWeek 2019.

J.8 Zhang, J., Ghodsi, Z. and Garg, S. *Enabling Timing Error Resilience for Low-Power Systolic-Array Based Deep Learning Accelerators*. IEEE Design & Test, Special Issue on Robust and Resource-Constrained ML. 2019.

J.7 Zhang, J., Basu, K. and Garg, S. *Fault-Tolerant Systolic Array Based Accelerators for Deep Neural Network Execution*. IEEE Design & Test. 2019.

J.6 Cui, X., Zhang, J., Wu, K., Garg, S. and Karri, R. *Split Manufacturing Based Register Transfer Level Obfuscation*. ACM Journal on Emerging Technologies in Computing. 2019.

J.5 Wang, Y., Li, K., Zhang, J., and Li, K. *Energy Optimization for Data Allocation with Hybrid SRAM+ NVM SPM*. IEEE Transactions on Circuits and Systems I: Regular Papers. 2017. **(Citations: 15)**

J.4 Sha, E., Wang, L., Zhuge, Q., Zhang, J., and Liu, J. *Power Efficiency for Hardware/software Partitioning with Time and Area Constraints on MPSoCs*. International Journal of Parallel Programming (IJPP). Special Issue on Top Papers from IFIP 10th Network and Parallel Computing. 2015. Springer. **(Citations: 26)**

J.3 Peng, S., Ouyang, A., Zhang, J.. *An Adaptive Invasive Weed Optimization Algorithm*. International Journal of Pattern Recognition and Artificial Intelligence. 2015.

J.2 Zhang, J., Sha, E., Zhuge, Q., Yi, J., and Wu, K. *Efficient Fault-Tolerant Scheduling on Multiprocessor Systems via Replication and Deallocation*. International Journal of Embedded Systems (IIES). Distinguish paper from IEEE 10th Embedded and Ubiquitous Computing. 2014. **(Citations: 16)**

J.1 Zhang, J., Deng, T., Gao, Q., Zhuge, Q., and Sha, E. *Optimizing Data Placement of Loops for Energy Minimization with Multiple Types of Memories*. Journal of Signal Processing Systems (JSPS). 2013. Springer.

POSTERS,
PREPRINTS AND
TALKS

P.9 Zhang, J., and Garg, S. *Energy Efficient and Reliable Deep Learning Accelerator Design*. ACM SIGDA/IEEE CEDA DATE PhD Forum. Grenoble, France. Mar. 9, 2020.
TTTC's E.J. McCluskey Doctoral Thesis Competition. San Diego, CA. Apr. 7, 2020.

P.8 Zhang, J., and Garg, S. *Leveraging Model Diversity for High QoS Deep Learning Inference in the Clouds*. Workshop on Hardware and Algorithms for Learning On-a-Chip (HALO 2019) in conjunction with ICCAD 2019. Westminster, CO. Nov. 7, 2019.

P.7 Zhang, J., Zarar, S., Ambardekar, A., and Garg, S. *CompAct TPU: Enabling Compressed Activation Memories for Low-Power DNN Acceleration*. Work-in-Progress Session of the ACM/IEEE 56th Design Automation Conference (DAC 2019). Las Vegas. Jun. 2–6, 2019.

P.6 Zhang, J., Garg, S. *Energy-Efficient and Fault-Tolerant Hardware Accelerators for Deep Learning*. NYU WIRELESS Open House. Brooklyn, NY, USA. Jan. 25, 2019.

P.5 *SparseTPU: Exploiting Sparsity for Energy-Efficiency in Systolic Arrays*. Microsoft Research. Redmond, WA, USA. Nov. 16, 2018.

P.4 *Energy Efficient and Error Resilience Deep Learning Accelerators Design*. Microsoft HoloLens Team. Redmond, WA, USA. Aug. 28, 2018.

P.3 *RL-IOD: Minimize SSD Read Tail Latency*. Samsung Semiconductor Memory Platform Lab. San Jose, CA, USA. Aug. 8, 2018.

P.2 *Zhang, J., Ghodsi, Z., Rangineni., K., and Garg, S. Enabling Extreme Energy Efficiency Via Timing Speculation for Deep Neural Network Accelerators*. Workshop of the 1st Computational Intelligence & Soft Computing (CISC 2017) in conjunction with PACT 2017. Portland, Oregon, USA. Sep. 10, 2017.

P.1 Massad, ME., Zhang, J., Garg, S. and Tripunitara, MV. *Logic Locking for Secure Out-sourced Chip Fabrication: A New Attack and Provably Secure Defense Mechanism*. arXiv:1703.10187. 2017.

PROFESSIONAL
EXPERIENCE

| | |
|--|---|
| New York University , Brooklyn, New York | September 2016 to December 2017 |
| Teaching Assistant | |
| • Fall 2016, 2017, Computer Architecture. | |
| • Spring 2017, Introduction to VLSI. | |
| Oklahoma State University , Stillwater, Oklahoma | January 2015 to May 2015 |
| Visiting Student | |
| • Compiler Optimization for Embedded Non-Volatile Memories. | |
| • Advisor: Professor Jingtong Hu. | |
| Chongqing University , Chongqing, China | July 2011 to December 2014 |
| Research Assistant | |
| • Performance-Aware Fault Tolerant Design for Multiprocessors. | |
| • Advisor: Professor Edwin Sha. | |
| SZZT Electronics Shenzhen Co., Ltd. , Shenzhen, China | September 2010 to September 2011 |
| Undergraduate Intern | |
| • Driver development for PIN PAD encryption. | |
| • System design for financial self-service terminals. | |

SERVICE

| | |
|--|------------|
| Reviewer | |
| • ACE Transactions on Architecture and Code Optimization, | 2020 |
| • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, | 2020, 2019 |
| • ACM/IEEE Design Automation Conference, | 2020, 2019 |
| • IEEE Transactions on Very Large Scale Integration Systems, | 2019, 2018 |
| • IEEE Journal on Emerging and Selected Topics in Circuits and Systems, | 2019, 2018 |
| • IEEE Embedded Systems Letters, | 2019 |
| • Journal of Systems Architecture, | 2019 |
| • IEEE Access, | 2018 |
| • Journal of Pattern Recognition and Artificial Intelligence, | 2017 |
| • IEEE Design & Test, | 2016 |
| • International Journal of Parallel Programming, | 2016 |

SKILLS

Programming: C/C++, PYTHON (NUMPY, NUMBA), LUA, BASH, OPENMP, VERILOG, TCL
Framework & Tools: MATLAB, TORCH/PYTORCH, TENSORFLOW, KERAS, MODELSIM, CADENCE GENUS/VIRTUOSO, XILINX ISE, VIVADO HLS, ALTERA QUARTUS, DOCKER